

Hadley15" Schematics Document

Haswell ULT

2013-06-28
REV : A00

DY : None Installed
UMA: UMA only installed
OPS: Optimus solution installed.
eDP: Support eDP Panel installed.
LVDS: Support LVDS Panel installed.


<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A3	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013		Sheet 1	of 101

www.laptopblue.vn

Hadly15 Block Diagram

Project code : 91.47L01.001
PCB P/N : 12311-1
Revision : A00





(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Hadley 15"

Date: Friday, June 28, 2013

Rev


X02


Sheet

3

 of

101







<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT


<Core Design>




SSID = CPU



HDMI



SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A3

Document Number

Hadley 15"


Rev

X02

Date: Friday, June 28, 2013

Sheet 9 of 101

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(Power CAP1)

Size
A3

Document Number


Hadley 15"

Rev
X02


Date: Friday, June 28, 2013

Sheet 10 of 101

SSID = CPU



<Core Design>





(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

M1&M3

Size
A3


Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 14 of 101

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU (EDP SIDEHAND/GPIO/DDI)

Size A3 Document Number **Hadley 15"** Rev **X02**



Date: Friday, June 28, 2013 Sheet 15 of 101

SSID = CPU



PCIE Table



Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN+ Card reader	
5 (4lane)	GPU	
6 (4lane)	N/A	SATA0~3




- Layout Note:
- 1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
 - 2. Isolation Spacing: 12mil
 - 3. Total trace length<500mil

USB 2.0 Table

Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	USB3.0 Port3
3	USB3.0 Port4
4	CAMERA
5	WLAN
6	Touch Panel
7	N/A



- Layout Note:
- 1. USB_COMP using 50 ohm single-ended impedance
 - 2. Isolation Spacing :15mil
 - 3. Total trace length<500mil







SSID = CPU

www.laptopblue.com

PC Strap Pin

On Die DSW VR Enable	
DSWODVREN	Low = Disable * High = Enable (default)




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (PM)	
Size	Document Number	Hadley 15"		Rev
A3				X02
Date:	Friday, June 28, 2013	Sheet	17	of 101

SSID = CPU

www.laptopblue.vn



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.








Title			CPU (RTC/SATA/HDA/JTAG)		Rev
Size	Document Number		Hadley 15"		X02
A3					
Date:	Friday, June 28, 2013	Sheet	19	of	101

SSID = CPU

www.laptopblue.vn



GPIO[47:44]=[1,1,1,1] for SODIMM configuration



PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Disable (Default) High = Enable

The internal pull-down is disabled after PLTRST# deasserts

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	High = Enable "Top-Block swap" mode (Default) ★ Low = Disable "Top-Block swap" mode




The internal pull-down is disabled after PLTRST# deasserts

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.


Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



BIOS strap pin:

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CPU (GPIO)**

Size A3 Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet 20 of 101



SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RSVD

Size
A3

Document Number



Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 22 of 101

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A3

Document Number

Hadley 15"


Rev
X02

Date: Friday, June 28, 2013


Sheet 23 of 101

SSID = KBC


www.laptopblue.vn



PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
X03	100.0K	47.0K	2.24V
A00	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V




MODEL_ID_DET(GPI07)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
(DOH50)UMA	100.0K	10.0K(64.10075.GD1)	2.00V
(DOH50)UMA/dP	100.0K	13.7K(64.13735.GD1)	2.00V
(DOH50)DIS	100.0K	17.8K(64.17835.GD1)	2.00V
(DOH50)DIS/dP	100.0K	22.1K(64.22135.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	27.0K(64.27035.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	32.4K(64.32435.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	37.2K(64.37235.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	43.2K(64.43235.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	49.0K(64.49035.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	57.6K(64.57635.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	64.9K(64.64935.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	73.2K(64.73235.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	82.5K(64.82535.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	93.1K(64.93135.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	107.7K(64.10735.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	120.0K(64.12035.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	137.7K(64.13735.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	154.0K(64.15435.GD1)	2.00V
(DOH50)UMA/LVDS	100.0K	200.0K(64.20035.GD1)	2.00V
(DOH50)DIS/LVDS	100.0K	232.0K(64.23235.GD1)	2.00V




SSID = Flash.ROM

SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	O	O
72.25647.00A	O	O

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Flash/RTC		
Size	Document Number	Rev	
A3	Hadley 15"	X02	
Date:	Friday, June 28, 2013	Sheet	25 of 101


SSID = Thermal

www.laptopblue.vn



TEMPERATURE (°C)	T_CRIT#				
	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107
	7.5KΩ	79	89	99	109
	10.5KΩ	81	91	101	111
	14KΩ	83	93	103	113
	18.7KΩ	85	95	105	115

Fan controller1





<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title: **Thermal NCT7718W/Fan**
Size A3 Document Number: **Hadley 15"** Rev: **X02**
Date: Friday, June 28, 2013 Sheet 26 of 101

SSID = AUDIO

www.laptopblue.vn



Azalia I/F EMI



Layout Note: Width>40mil, to improve Headphone Crosstalk noise

<Core Design>



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Date: Friday, June 28, 2013

Rev
X02

Sheet 28 of 101


SSID = LOM

GIGA LAN TransFormer



C3106
SCD01U16V2KX-3GP

Follow Reference Schematic 0.01uF~0.4uF





C3101
SC100P3KV8JN-2-GP

78.1013N.1AL

Layout:
Place near RJ45

AFTP3107	1	MDO0+
AFTP3102	1	MDO0-
AFTP3101	1	MDO1+
AFTP3103	1	MDO2+
AFTP3104	1	MDO2-
AFTP3106	1	MDO1-
AFTP3105	1	MDO3+
AFTP3108	1	MDO3-



<Core Design>



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3



Document Number
Hadley 15"

Date: Friday, June 28, 2013



Rev
X02

Sheet 32 of 101

SSID = SDIO



Reserve EMI Cap, 0107 CLK Cap DY




<Core Design>



SSID = USB




USB3.0 Port1 with power share



X02 stuff TR3403



X02 stuff TR3412





<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB3.0(1)	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Friday, June 28, 2013	Sheet	34	of 101

SSID = USB



0319 modify USB Charger circuit



USB Power SW (U3504)

Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.071	2ND
GMT	G547I2P81U	74.00547.F79	3RD

SB/ (pin 8)	SEL(pin 4)	Feature	pin 1 role (INT or INT/)
0	0	Auto S & C without mouse/keyboard pass through	INT or INT/
0	1	Auto S & C with mouse/keyboard pass through	INT or INT/
1	0	S0 charging with SDP only	INT or INT/
1	1	S0 charging with CDP or SDP only (depending on external device)	INT or INT/
0	M = (1/2)*V _{DD}	Test Mode, M = V _{DD/2} = (1/2)*V _{DD}	

<Core Design>



USB Power SW			Rev
Hadley 15"			X02
Date: Friday, June 28, 2013	Sheet 35	of 101	

[illegible]

5V_S0 Consumption
Peak current 4.033A

3D3V_S0 Consumption
Peak current 3A

SSID = Reset.Suspend

Layout Note:


Place Close SO-DIMMA.

SA_DIMM_VREFDQ
SODIMM1

M_VREF_CA_DIMMA

SB_DIMM_VREFDQ
SODIMM2

M_VREF_CA_DIMMB



Close to DIMM
S3 Power Reduction Circuit PM_DRAM_PWRGD

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Power Reduction

Size
A3

Document Number

Hadley 15"


Rev

X02

Date: Friday, June 28, 2013

Sheet 37 of 101

SSID = Reset.Suspend



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DSW	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Friday, June 28, 2013	Sheet	38	of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 39 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 40 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Hadley 15"

Rev
X02


Date: Friday, June 28, 2013

Sheet 41 of 101

SSID = PWR.Support



0109 DY PD4301~4303



Layout Note:

Place near Battery CONN

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A3

Document Number


Hadley 15"

Rev

X02


Date: Friday, June 28, 2013

Sheet 43 of 101



ADAPTER TYPE	AD_TA_RW	AD_TA_RW_2	SETTING
90W	L	L	1.099V
65W	H	L	0.862329
45W	L	H	0.659648

SSID = CPU.Regulator




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51622 CPUCORE(1/2)		
Size A3			Document Number		
Date: Friday, June 28, 2013			Hadley 15"		
Sheet 46			of 101		
Rev			X02		


SSID = CPU.Regulator



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TPS51622 CPUCORE(2/2)
Size A3 Document Number
Hadley 15"
Date: Friday, June 28, 2013 Sheet 47 of 101



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor:CHIP CHOK 1.0UH ETQP3W1R0WFN / Panasonic/ 6.9mOhm / Isat =13Arms/ 68.1R01D.20H
O/P cap:CHIP CAP C 22U 6.3V M0805 X5R /78.22610.51L


<Core Design>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title TPS51363 1D05V		
Size A3	Document Number Hadley 15"	Rev X02
Date: Friday, June 28, 2013	Sheet 48	of 101

SSID = PWR.Plane.Regulator 1p35v0p675v

www.laptopblue.vn



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	Frequency	Discharge Mode
PR4608	400kHz	Tracking Discharge
200k ohm	400kHz	
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S: SIR172ADP-T1-GE3 / 8.5mohm/10.5mOhm@4.5Vgs/ 84.00172.A37
L/S: SIR12DP-T1-GE3 / 4.4mohm/6mOhm@4.5Vgs/ 84.SRA12.037

Design Current=13.52A
21.25A<OCP>25.11A

79.3371V.6CL

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51216 +1.35V SUS**

Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Friday, June 25, 2010 Sheet 49 of 101



(Blanking)

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)TPS51312 1D8V

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 28, 2013

Sheet 50 of 101

SSID = PWR.Plane.Regulator_1p5v

TLV70215DBVR for 1D5V_S0



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT9198-15PU5R 1D5V

Size
A3

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 28, 2013

Sheet 51 of 101


SSID = VIDEO

www.laptopblue.vn




Pin	eDP	LVDS	Pin	eDP	LVDS
1	LCDVDD	LCDVDD	16	NC	LVDS_DATA2#
2	LCDVDD	LCDVDD	17	NC	LVDS_DATA2
3	LCDVDD	LCDVDD	18	GND	GND
4	LCDVDD	LCDVDD	19	NC	LVDS_CLK#_R
5	EDP_HP	3D3V_ROM	20	NC	LVDS_CLK_R
6	LCD_TST_C	LCD_TST_C	21	GND	GND
7	EDP_AUX	LVDS_DDC_CLK	22	GND	GND
8	EDP_AUX#	LVDS_DDC_DAT	23	GND	GND
9	GND	GND	24	DBC_EN	DBC_EN
10	EDP_TX0N	LVDS_DATA0#	25	BRIGHTNESS	BRIGHTNESS
11	EDP_TX0P	LVDS_DATA0	26	BLON_OUT	BLON_OUT
12	GND	GND	27	Color_Engine	Color_Engine
13	EDP_TX1N	LVDS_DATA1#	28	NC	NC
14	EDP_TX1P	LVDS_DATA1	29	DCBATOUT_LCD	DCBATOUT_LCD
15	GND	GND	30	DCBATOUT_LCD	DCBATOUT_LCD


LVDS / EDP Colay Page 53
PL Page 53.



eDP/ LVDS select circuit




INVERTER POWER




Touch panel


X02 remove TPNL1



0307 modify



LCDVDD




<Core Design>




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
	LCD Connector	
Size		X02
Custom		
Date:	Friday, June 28, 2013	Sheet 52 of 101

- Layout Note:
Place near U5301







The diagram shows the timing of the eDP interface signals. The top signal is [15] L_BKLT_CTRL, which is a pulse. Below it, R5319 and R5320 are LVDS signals. R5319 is connected to 1K1R2J-1-GP, and R5320 is connected to 1K1R2J-1-GP. R5302 is connected to 1K1R2J-1-GP. The bottom signal is [15.52] EDP HPD, which is a pulse. The diagram shows that the eDP_BKLT_CTRL signal is active when the EDP HPD signal is active.



		PIN47	
		0	1
PIN48	0	X	EP Mode
	1	ROM	EEPOM

SSID = VIDEO

www.laptopblue.vn





(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 28, 2013	Sheet 55 of 101
-----------------------------	-----------------





Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14

DEW1/DEW2	Device Function → DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD		
Size	Document Number	Rev
A3	Hadley 15"	X02
Date:	Friday, June 28, 2013	Sheet 56 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3



Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 57 of 101

SSID = Wireless



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			WLAN/BT	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Friday, June 28, 2013	Sheet	58	of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013

Rev
X02

Sheet 59 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Rev
X02


Date: Friday, June 28, 2013

Sheet 60 of 101

SSID = User.Interface


Battery LED1(Amber_LED)

LOW acted from KBC GPIO




Power & Battery LED2(White_LED)



LOW acted from KBC GPIO




SATA HDD LED



PWRBTN CONN



LED board CONN



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		LED Bar/Power Button	
Size	Document Number	Rev	
A3		X02	
Date:	Friday, June 28, 2013	Sheet	61 of 101





SSID = KBC

SSID = Touch.Pad


Internal Keyboard Connector




CAP LED Control
LOW acted from KBC GPIO




X01 0321




Touch Pad Connector






A00 0618



A00 0618



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
IO Board Connector			
Size A3	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013		Sheet 63 of 101	



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 64 of 101


SSID = DEBUG PORT

www.laptopblue.vn



Debug Connector

A00 0625



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013


Sheet 65 of 101



www.chinafix.com

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013		Sheet 66	of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 68 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 69 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 70 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 71 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02


Date: Friday, June 28, 2013

Sheet 72 of 101

SSID = VIDEO

dGPU Reset

www.laptopblue.vn



X7R, Under GPU.

POWER IC

0102 remove R7307

Core Design

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Rev X02


Document Number

Hadley 15"

Friday, June 28, 2013


Sheet 73 of 101

SSID = VIDEO




71.0N14P.00U

OPS




71.0N14P.00U

OPS



71.0N14P.00U

OPS




71.0N14P.00U

OPS

<Core Design>








GPU Product Name	N14P-GT
NV-Internal Chip Part# (used on labels of packaging bag/box materials)	GK107-750
Device ID	0x0FE4
Memory interface	GDDR5
Package	GB4-128

Configuration	Vendor	Strap	FBVDD/ FBVDQ	Manufacturer Part Number	Max Speed WCK (MHz)	Memory Date Code Minimum	Status
128Mx16 GDDR5	Hynix	0x6	1.35V/ 1.35V	H5GQ24H24AF-17C	2000	N/A	Production candidate
	Samsung	0x7	1.35V/ 1.35V	K4G02325FD-FC04	2000	1219	Post-production candidate




Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	0	0	1	0
ROM_SAI	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SF	0	1	0	1
ROM_SO	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
STRAP0	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP1	USER[3]	USER[2]	USER[1]	USER[0]
STRAP2	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP3	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP4	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP5	0	0	0	0
STRAP6	0	0	0	0
STRAP7	0	0	0	0
STRAP8	0	0	0	0
STRAP9	0	0	0	0
STRAP10	0	0	0	0
STRAP11	0	0	0	0
STRAP12	0	0	0	0
STRAP13	0	0	0	0
STRAP14	0	0	0	0
STRAP15	0	0	0	0
STRAP16	0	0	0	0
STRAP17	0	0	0	0
STRAP18	0	0	0	0
STRAP19	0	0	0	0
STRAP20	0	0	0	0
STRAP21	0	0	0	0
STRAP22	0	0	0	0
STRAP23	0	0	0	0
STRAP24	0	0	0	0
STRAP25	0	0	0	0
STRAP26	0	0	0	0
STRAP27	0	0	0	0
STRAP28	0	0	0	0
STRAP29	0	0	0	0
STRAP30	0	0	0	0
STRAP31	0	0	0	0
STRAP32	0	0	0	0
STRAP33	0	0	0	0
STRAP34	0	0	0	0
STRAP35	0	0	0	0
STRAP36	0	0	0	0
STRAP37	0	0	0	0
STRAP38	0	0	0	0
STRAP39	0	0	0	0
STRAP40	0	0	0	0
STRAP41	0	0	0	0
STRAP42	0	0	0	0
STRAP43	0	0	0	0
STRAP44	0	0	0	0
STRAP45	0	0	0	0
STRAP46	0	0	0	0
STRAP47	0	0	0	0
STRAP48	0	0	0	0
STRAP49	0	0	0	0
STRAP50	0	0	0	0
STRAP51	0	0	0	0
STRAP52	0	0	0	0
STRAP53	0	0	0	0
STRAP54	0	0	0	0
STRAP55	0	0	0	0
STRAP56	0	0	0	0
STRAP57	0	0	0	0
STRAP58	0	0	0	0
STRAP59	0	0	0	0
STRAP60	0	0	0	0
STRAP61	0	0	0	0
STRAP62	0	0	0	0
STRAP63	0	0	0	0
STRAP64	0	0	0	0
STRAP65	0	0	0	0
STRAP66	0	0	0	0
STRAP67	0	0	0	0
STRAP68	0	0	0	0
STRAP69	0	0	0	0
STRAP70	0	0	0	0
STRAP71	0	0	0	0
STRAP72	0	0	0	0
STRAP73	0	0	0	0
STRAP74	0	0	0	0
STRAP75	0	0	0	0
STRAP76	0	0	0	0
STRAP77	0	0	0	0
STRAP78	0	0	0	0
STRAP79	0	0	0	0
STRAP80	0	0	0	0
STRAP81	0	0	0	0
STRAP82	0	0	0	0
STRAP83	0	0	0	0
STRAP84	0	0	0	0
STRAP85	0	0	0	0
STRAP86	0	0	0	0
STRAP87	0	0	0	0
STRAP88	0	0	0	0
STRAP89	0	0	0	0
STRAP90	0	0	0	0
STRAP91	0	0	0	0
STRAP92	0	0	0	0
STRAP93	0	0	0	0
STRAP94	0	0	0	0
STRAP95	0	0	0	0
STRAP96	0	0	0	0





Rev
X02





Frame Buffer Partition A-Lower Half




FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

[76,79,80,81] GPIO10_FBVREF >>>




Mirrored(MF=1)




Core Design

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

Rev X02
Date: Friday, June 28, 2013
Sheet 78 of 101





Frame Buffer Partition A-Upper Half




FBVREF Termination


Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Normal(MF=0)




Mirrored(MF=1)



Core Design








DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

File: **GPU-VRAM3.4 (2/4)**
Size: Custom Document Number
Date: Friday, June 28, 2013
Sheet: 79 of 101



FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




<Core Design>



Title			
GPU-VRAM5,6 (3/4)			
Size Custom	Document Number		Rev
	Hadley 15"		X02
Date	Friday, June 28, 2013	Sheet 60 of	101

SSID = VIDEO


Frame Buffer Partition B-Upper Half






Normal(MF=0)




FBREF Termination

Type	FBREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Mirrored(MF=1)





VGA type	Config	Design Current	EDP-peak	OCF	R1/PR8207	R2/PR8211	R3/PR8204	R4/PR8203	R5/PR8201	C/PC8219
N14P-LP	B	25A	35A	38.5A<OCP<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GE	B	27A	40A	44A<OCP<52A	20K	20K	2K	18K	0	2.7nF
N14P-GS	B	38A	60A	66A<OCP<78A	20K	20K	2K	18K	0	2.7nF
N14P-TS	B	45A	75A	82.5A<OCP<97.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV	B	24A	35A	38.5A<OCP<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV2	B	32A	55A	60.5A<OCP<71.5A	20K	20K	2K	18K	0	2.7nF
N14M-GS	B	26A	45A	49.5A<OCP<58.5A	20K	20K	2K	18K	0	2.7nF
N14M-LP	B	22A	35A	38.5A<OCP<45.5A	20K	20K	2K	18K	0	2.7nF
N14M-GL	C	24.33A	35.42A	38.96A<OCP<46.04A	39K	30K	3K	24K	3K	1.8nF
N14M-GE	C	35A	40.89A	44.98A<OCP<53.16A	39K	30K	3K	24K	3K	1.8nF
N14E-GTX	A	95A	125A	137.5A<OCP<162.5A	39K	39K	1.5K	30K	1.5K	1.5nF
N14E-GS	B	65.16A	87.87A	96.66A<OCP<114.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE-B	B	65.37A	98.6A	108.5A<OCP<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE	B	65.37A	98.6A	108.5A<OCP<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GL	B	46.35A	71.83A	79.01A<OCP<93.98A	20K	20K	2K	18K	0	2.7nF

Table 1. PWM-VID Spec and Component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	V	0.6	0.65
Vmax	V	1.2	1.15
Vboot	V	0.875	0.9
Voltage Step Vstep	mV	6.25	6.25
Number of Voltage Levels N	level	96	96
PWM Frequency F _{PWM}	MHz	1.125	1.125
PWM Minimum Pulse Width T _{DMH}	ns	9.26	9.26
VID Transient Time T	us	<100	<100
Component Value			
R1 (1%)	KΩ	39	39
R2 (1%)	KΩ	39	30
R3 (1%)	KΩ	1.5	2
R4 (1%)	KΩ	30	18
R5 (1%)	KΩ	1.5	0
C	nF	1.5	2.7

<Core Design>

0
1
2
3
4
5
6
7
8
9
A




SSID = PWR.Plane.Regulator_3p3v_vga, 1p35v_vga, 1p05v_vga


3D3V_VGA_S0 1D05V_VGA_S0

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0


3D3V_S0 to 3D3V_VGA_S0
1D05V_S0 to 1D05V_VGA_S0




0307 Add Discharge Circuit



1D35V_VGA_S0



0319 modify Discharge Circuit





(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013Sheet 84 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"




Rev

X02



Date: Friday, June 28, 2013

Sheet 85 of 101


SSID = User.Interface




0116 Add RF CAP



0528 Add NPTH hole



0117 Add EMC CAP





(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 28, 2013	Sheet 87 of 101
-----------------------------	-----------------



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013

Rev
X02

Sheet 88 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 89 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 90 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 91 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 92 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 93 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 94 of 101



(Blanking)

www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title






Reserved

Size	Document Number	Rev
	Hadley 15"	X02

Date: Friday, June 28, 2013	Sheet 95 of 101
-----------------------------	-----------------

SSID = XDP

CPU XDP



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size
A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 96 of 101

PCH Strapping

Name	Schematics	Notes

Processor Strapping

Name	Schematics	Notes	Default Value



POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION

PCIE Routing

LANE1	X
LANE2	X
LANE3	Mini Card1 (WLAN)
LANE4	X
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

Pair	Device
0	HDD1
1	mSATA
2	
3	
4	
5	


USB Table

Pair	Device
0	USB port 1, with Power Share
1	USB 2.0 HDMI
2	USB port2 (usb redriver)
3	X
4	Touch Panel
5	Card Reader
6	BLUETOOTH
7	CAMERA

SMBus ADDRESSES

I ² C / SMBus Addresses	CHIEF RIVER ORB	
Device	Address	Bus
EC SMBus 1		
Battery 0	0x16	BAT_SCL/BAT_SDA
CHARGER	0x12	BAT_SCL/BAT_SDA
F88122 (HDMI Switch) (Bottom Dock)	0x9E	BAT_SCL/BAT_SDA
USB3.0 redriver F88710 (Bottom Dock)	0x40	BAT_SCL/BAT_SDA
EC SMBus 2		
Battery 1	0x16	SML1_CLK/SML1_DATA
PCH	0x96 & 0x94	SML1_CLK/SML1_DATA
Discrete VGA Thermal	0x9C or 0x9E	SML1_CLK/SML1_DATA
F88321 HDMI level shifter	0x96 & 0x97	SML1_CLK/SML1_DATA
NCT7718W	0x98 or 0x99	SML1_CLK/SML1_DATA
EC SMBus 3		
NCT5605Y-0	0x30	SMB2_CLK/SMB2_DATA
NCT5605Y-1	0x32	SMB2_CLK/SMB2_DATA
PCH SMBus		
SO-DIMMA		PCH_SMBDATA/PCH_SMBCLK
SO-DIMMB		PCH_SMBDATA/PCH_SMBCLK
Intel LAN 82579		PCH_SMBDATA/PCH_SMBCLK
G-Sensor		PCH_SMBDATA/PCH_SMBCLK
MINI WWAN		PCH_SMBDATA/PCH_SMBCLK
INTEL LAN82579		PCH_SMBDATA/PCH_SMBCLK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number		Rev X02
Hadley 15"			
Date: Friday, June 28, 2013	Sheet 97	of	101



www.chinafix.com

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Change History

Size	Document Number	Rev
	Hadley 15"	X02

Date: Friday, June 28, 2013	Sheet 98 of 101
-----------------------------	-----------------


(AC mode)


Red printings: KBC GPIO involved



(DC mode)


Red printings: KBC GPIO involved





<Core Design>

PCH SMBus Block Diagram



KBC SMBus Block Diagram

